Test the Transceiver Performance Using Pre-Defined Designs
transceiver locks to the incoming data, the RX CRU rx_freqlocked Lock
to : field displays Data indicating that the receiving PLL has recovered the
clock from the incoming data.
Link Control Settings
The bottom center of the control panel window provides the Link
Control settings. The Link Control settings include the following options:
Using SMA Clock —When the Using SMA Clock field is selected,
the serial data rate is shown as a multiplication factor of the clock
frequency for all channels. The multiplication factor is based on the
channel width used in the test design. When the external clock is
used to run the transceiver, the P and N differential outputs of the
clock source should be connected to SMA connectors J5 and J6
respectively and switch S9 should be set to the SMA position.
What statistic to display? —This list displays the bit error rate,
number of bits received, number of errors received, and error rate
slope. The error rate slope provides an approximate indication of the
increasing and decreasing trend of the number of errors received.
Inject Error —This button injects errors in the channels. Every time
this button is asserted, a one bit error is introduced.
Data Pat Rst —Reset for the data pattern generators and checkers.
Data Rate —Based on the selected test design, the Data Rate box
displays the serial data rate of the transceiver channels.
GXB Encoding —The GXB Encoding box displays whether the data
sent by the test design is 8B/10B encoded.
Data Chk Status —Before transmitting the data patterns, the pattern
generators transmit a pre-defined header byte to enable the error
checkers. Upon receiving the pre-defined header byte, the error checker
monitors for errors in the received pattern. The Data Chk Status box
displays the following:
Sync’d status displayed in green indicates that the error checker
has received the pre-defined header byte and no errors are
detected.
Unsync’d status displayed in gray indicates that the error
checker has not received the pre-defined header byte. When this
situation occurs, you should ensure that the transmitter of the
channel showing Unsync’d is connected to the receiver channel
by external cable or by internal serial loopback. Still, when
2–16 Getting Started User Guide
Altera Corporation
Transceiver Signal Integrity Development Kit, Stratix II GX Edition
June 2006
相关PDF资料
DK-SI-4SGX230N KIT DEV STRATIX IV 4SGX230N/C2
DK-START-3C25N KIT STARTER CYCLONE III EP3C25
DK-START-4CGX15N KIT STARTER CYCLONE IV GX
DK-V5-EMBD-ML507-G-J DEV KIT V5 W/ISM & EDK JAPAN
DK-V6-EMBD-G-XP1 DEV KIT EMBEDDED VIRTEX 6
DK-VIDEO-2C70N VIDEO KIT W/CYCLONE II EP2C70N
DK-VIDEO-4SGX230N VIDEO KIT STRATIX IV EP4SGX230
DKUSB-1 KIT DEV FOR MB86065
相关代理商/技术参数
DK-SI-4S100G2N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4S100G2F40 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-4SGX230N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SGX230 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SL900A 制造商:ams 功能描述:Development kit for SL900A EPC Gen2 Sensory Tag IC
DK-SOC-10AS066S-A 功能描述:Arria 10 GX FPGA Evaluation Board 制造商:altera 系列:Arria 10 GX 零件状态:有效 类型:FPGA 配套使用产品/相关产品:Arria? 10 GX 内容:板 标准包装:1